

# MS-7154

Version 0A

INTEL (R) Brookdale Chipset  
Willamette/Northwood 478pin mPGA-B Processor Schematics

## CPU:

**Willamette/Northwood mPGA-478B  
Processor**

**System Brookdale  
Chipset:**

**INTEL GMCH (North Bridge)  
+ INTEL ICH4 (South  
Bridge)**

**On Board Chipset:**

**BIOS --  
FWH**

**AC'97 Codec --  
ALC655**


**LPC Super I/O --  
W83627THF**

**Clock Generation --  
ICS952611BF**


**LAN --  
RTL8100C**


**Expansion Slots:  
PCI2.2 SLOT \* 5**

Title	Page
Cover Sheet	1
Block Diagram	2
Voltage Distribution	3
mPGA478-B INTEL CPU Sockets	4-5
Clock ICS952611BF	6
INTEL Brookdale-GE GMCH -- North Bridge	7-9
DDR DIMM1&2 and DDR Terminator Resistor	10-11
INTEL ICH4 -- South Bridge	12-13
ATA100 IDE 1& 2	14
AGP Slot	15
LPC I/O -- W83627THF	16
PCI SLOT 1 & 2 & 3	17
PCI SLOT 4 & 5	18
FWH & CNR	19
USB Connectors	20
AC'97 Codec ALC655 & Connectors	21
IO Connectors	22
FAN Control	23
MS7 ACPI Controller	24
VRM10.0 -- CPU Power	25
D_LED & OVER VOLTAGE	26
Front Panel & ATX Connectors	27
LAN RTL8100C	28
Manual Parts	29
General SPEC	30
REVISION AND HISTORY	31


 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title Cover Sheet	
Size	Document Number MS-7154
Date: Tuesday, November 30, 2004	Rev 0A
Sheet 1 of 31	


# BLOCK DIAGRAM




 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title Block Diagram	
Size	Document Number MS-7154
Date: Tuesday, November 30, 2004	Rev 0A
Sheet 2 of 31	

# Power Delivery Map




 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title: Power Delivery Map	
Size: MS-7154	Rev: 0A
Date: Tuesday, November 30, 2004 Sheet 3 of 31	

### CPU SIGNAL BLOCK




### CPU GTL REFERENCE VOLTAGE BLOCK




Every pin put one 220pF cap near it.  
Trace Width 7mils,  
Space 10mils.  
Keep the voltage divider within 1.5" of the GETREF pin.




### CPU STRAPPING RESISTORS



ALL COMPONENTS CLOSE TO CPU




with in 1"~2"




<b>MSI</b>		<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title mPGA478-B INTEL CPU SOCKET Part1			
Size	Document Number	MS-7154	Rev 0A
Date: Tuesday, November 30, 2004		Sheet 4	of 31

## CPU VOLTAGE BLOCK



Keep the 22uF cap within 0.6" of the CPU pin.  
Trace Width 12mils, Space 10mils.

## CPU DECOUPLING CAPACITORS





Place 14 pcs 1206 size cap north side of processor


PLACE CAPS WITHIN CPU CAVITY

		<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title			
mPGA478-B INTEL CPU Part2			
Size	Document Number		Rev
	MS-7154		0A
Date: Tuesday, November 30, 2004		Sheet	5 of 31


WWW.KYTHUATVITINH.COM




\* Length must be matched within +/-0.1" of the Strobe Signals



### GMCH REFERENCE BLOCK




Place Cap. as Close as possible to GMCH , Trace width 12 mils & 10mils space  
Keep the voltage divider within 3" of the GMCH pin.





Place 0.01uF Cap. as Close as possible to GMCH< 0.25"  
Trace width 12 mils & 10mils space

		<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title: Brookdale GMCH-1 (HOST & HI)			
Part Number: MS-7154			
Size:	Document Number:	Rev:	0A
Date:	Tuesday, November 30, 2004	Sheet:	7 of 31

DDR SERIAL RESISTORS




Trace width 12 mil  
with 10 mil space.  
Place 0.1uF <1" to GMCH



Trace length  
must as short  
as possible  
for SRCVEN

Trace width 12  
mil with 12 mil  
space for  
SM\_VREF.



**MSI MICRO-STAR INT'L CO.,LTD.**



Title: Brookdale GMCH-2 (DDR & AGP)

Size: Document Number MS-7154 Rev 0A


Date: Tuesday, November 30, 2004 Sheet 8 of 31




**GMCH DECOUPLING CAPACITOR**




Place decoupling cap close to GMCH AGP Interface < 0.1"




Place decoupling cap close to GMCH Hub-Link Interface < 0.1"




Place decoupling cap close to GMCH DAC Interface < 0.1"




Place decoupling cap close to GMCH Core Logic Interface < 0.1"





Place decoupling cap close to GMCH CPU Interface < 250mil in the Vtt corridor



Place decoupling cap close to GMCH Memory Interface < 0.1", with 18 mil trach width




Place Bulk cap for Core Logic, AGP & Hub Link Interface



Place Bulk cap between GMCH & DIMM slot

<b>MSI</b>			<b>MICRO-STAR INT'L CO.,LTD.</b>		
Title					
Brookdale GMCH(VSS)					
Size	Document Number				Rev
	MS-7154				0A
Date:	Tuesday, November 30, 2004		Sheet	9	of 31

# SYSTEM MEMORY



WWW.KYTHUATV.TINH.COM

Keep the voltage divider within 1" of DIMM1.  
Trace width 12 mil with 12 mil space.  
Place 104p Cap. near the DIMM


Place 104p Cap. near the DIMM

<b>MICRO-STAR INT'L CO.,LTD.</b>		
Title DDR DIMM1&2		
Size	Document Number MS-7154	Rev 0A
Date:	Tuesday, November 30, 2004	Sheet 10 of 31

## DDR TERMINATORS




## DDR Decoupling Caps



Total 110 signal, need 55 pcs decoupling.


Place for VTT\_DDR island



		<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title			
DDR Terminator Resistor			
Size	Document Number	MS-7154	
Date:	Tuesday, November 30, 2004	Sheet	11 of 31



## ICH4 PCI / HUB LINK / CPU / LAN / INTERRUPT SIGNALS

## ICH4 STRAPPING RESISTORS




Reserved pull-down resistor for ICH4 reserved function straps.

## ICH4 PULL-UP/DOWN RESISTORS








This resistor less than 0.5" from ICH use 15 mils trace

## ICH4 REFERENCE VOLTAGE



Place Cap. as Close as possible to ICH4 < 0.25"  
Trace width use 12 mils and 10mils space

## ICH4 DECOUPLING CAPACITORS Place one 0.1u close to ICH4 <100 mil










FOR Core Logic

FOR PLL

FOR Hub Interface

<b>MSI MICRO-STAR INT'L CO.,LTD.</b>			
Title ICH4 PCI & HI & LAN			
Size	Document Number	MS-7154	
Date:	Tuesday, November 30, 2004	Sheet	12 of 31
			Rev 0A






# ATA100 IDE CONNECTORS

## PRIMARY IDE BLOCK

## SECONDARY IDE BLOCK



- \* Trace Width : 5mils
- \* Trace Spacing : 7mils
- \* Length(longest)-Length(shortest)<0.5"
- \* Trace Length less than 5"




<b>MSI</b>		<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title ATA100 IDE Connectors 1&2			
Size	Document Number		Rev
	MS-7154		0A
Date:	Tuesday, November 30, 2004	Sheet	14 of 31

**AGP 1.5V 2X/4X SLOT(AGP VER:2.0 COMPLY)**


**VCC5 = 60mils trace / 15 mils space**



**AGP SIGNAL REFERENCE CIRCUIT**




**AGP TERMINATION RESISTORS**










LESS 100MILS STUB TRACE LENGTH FOR 2/4X  
LESS 500MIL FOR 1X MUST BE FOLLOWING.  
Place these resistors between AGP slot & GMCH

**AGP SLOT DECOUPLING CAPACITORS**



<b>MSI MICRO-STAR INT'L CO.,LTD.</b>		
Title: <b>AGP SLOT</b>		
Size	Document Number	Rev
	<b>MS-7154</b>	0A
Date:	Tuesday, November 30, 2004	Sheet 15 of 31






SOUTA	L: Disable KBC	H: Enable KBC
SOUTB	L: 24MHZ	H: 48MHZ
RTSA#	L: CFAD=2E	H: CFAD=4E
DTRA#	L: PNP Default	H: PNP no Default




PCI SLOT 2 (PCI VER: 2.2 COMPLY)

PCI SLOT 3 (PCI VER: 2.2 COMPLY)




ISSEL = AD17  
MASTER = INTB#  
PREQ1




ISSEL = AD18  
MASTER = INTC#  
PREQ2

PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS



**MSI MICRO-STAR INT'L CO.,LTD.**



Title: PCI SLOT 1&2&3

Size: Document Number MS-7154

Date: Tuesday, November 30, 2004 Sheet 17 of 31

**PCI SLOT 4 (PCI VER: 2.2 COMPLY)**



**PCI SLOT 5 (PCI VER: 2.2 COMPLY)**




**IDSEL = AD19**  
**MASTER = PREQ3**  
**INTD#**


**IDSEL = AD21**  
**MASTER = PREQ4**  
**INTB#**

**PCI PULL-UP / DOWN RESISTORS**



 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title PCI SLOT 4&5&6	
Size	Document Number MS-7154
Date:	Tuesday, November 30, 2004
Sheet	18 of 31


### Firmware Hub (FWH)




J6 Config.

1 - 2	FLUSH FROM FDD
2 - 3	BOOT AUTO CLEAR CMOS


### FWH RESISTORS



### PCB Mounting Holes




### FWH DECOUPLING CAPACITORS




Place Cap. as Close to FWH < 350 mil

### FWH write protect




BIOS_WP	BIOS Update
SHORT	Locked
OPEN	Unlocked *


### FWH INIT Signal Voltage Translation Block





### PCB Fiducials




### SIMULATION TRACE




### FRONT PANEL USB CONNECTOR FOR USB PORT 0,1





Intel Front USB Header






For ESD Protection



### REAR PANEL USB CONNECTOR FOR USB PORT 2,3



### REAR PANEL USB CONNECTOR FOR USB PORT 4,5



- \* USB Trace width : 9 mils
- \* USB Trace Spacing : 25 mils
- \* Differential USB Signals Trace, Spacing : 18 mils
- \* USB Power Trace must be 40mils width




MICRO-STAR INT'L CO.,LTD.

Title			USB CONNECTORS		
Size	Document Number				Rev
	MS-7154				0A
Date:	Tuesday, November 30, 2004		Sheet	20	of 31

### AC'97 Codec -- AD1888


### AUDIO CODE REGULATORS

### COPPER




		<b>MICRO-STAR INT'L CO.,LTD.</b>	
Title			
AC97 CODEC_650			
Size	Document Number		Rev
	MS-7154		0A
Date:	Tuesday, November 30, 2004	Sheet	21 of 31


### SERIAL PORT 1




### SERIAL PORT 2




### PARALLAL PORT




### PS2 KEYBOARD & MOUSE CONNECTOR




### FLOPPY CONNECTOR






**CPU FAN**




**SYSTEM FAN**


WWW.KYTHUATVITINH.COM

**COMPONENT Fiducials**



 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title FAN Control	
Size	Document Number <b>MS-7154</b>
Date: Tuesday, November 30, 2004	Sheet 23 of 31
	Rev 0A

Power	S0	S3	S5
VCC3_SB	Main	Standby	Standby
VCC5_STR	Main	Standby	0V
MEM_STR	Main	Standby	0V



**1.5V STANDBY POWER TRANSLATOR**  
(40mils trace / 20 mils space)

**5V DUAL Power**

**AGP4X & GMCH 1.5V POWER TRANSLATOR**

**AC Power Lost Patch(2003/9/9)**

**DDR 2.5V Power**  
2.5V / 7A (DIMM) +5A (NB)

**VCC\_VID / VID\_GOOD**  
Place MOSFET near CPU

**DDR VTT Power**



**MICRO-STAR INT'L CO.,LTD.**

Title: **MSI** ACPI CONTROLLER


Size: Document Number **MS-7154** Rev 0A

Date: Tuesday, November 30, 2004 Sheet 24 of 31





**ATX12V Power Connector**



**MSI MICRO-STAR INT'L CO., LTD.**


Title: VRM 10.0\_L6710

Size: Document Number

Date: Tuesday, November 30, 2004 Sheet 25 of 31


WWW.KYTHUATVITINH.COM

BIOST1			
PE+LAN	0		STD
PE WITHOUT LAN	1		OPTION A




MICRO-STAR		
Title	DIAG LED	
Size	Document Number	Rev 0A
Custom	MS-7154	
Date:	Tuesday, November 30, 2004	Sheet 26 of 31


### ATX CONNECTOR





### REGULATORS OUTPUT DECOUPLING CAPACITORS




### MSI/Intel Front Panel



### POWER BUTTON




### SPEAKER



<b>MSI</b> MICRO-STAR INT'L CO.,LTD.			
Title: Front Panel & ATX Connector & FAN			
Size	Document Number	MS-7154	
Date:	Tuesday, November 30, 2004	Sheet	27 of 31

# BROADCOM BCM4401KQL LOM


**IDSEL = PCI\_AD23**  
**MASTER = ~PCI\_REQ\_0 / ~PCI\_GNT\_0**  
**INT = ~PCI\_INTD**




## LAN Decoupling Capacitors

Close chipset, and trace length is less than 20mils.

## LAN EEPROM



## LAN CONNECTOR



# General SPEC

## ICH4

GPIO Pin	Type	Function
GPIO 0	I	REQ#A (multifunction pin)
GPIO 1	I	PREQ#5 (multifunction pin)
GPIO 2	I	Pull up through 8.2K ohms (PIROE#)
GPIO 3	I	Pull up through 8.2K ohms (PIROF#)
GPIO 4	I	Pull up through 8.2K ohms (PIROG#)
GPIO 5	I	Pull up through 8.2K ohms (PIROH#)
GPIO 6	I	Pull down through 10K ohms (unused)
GPIO 7	I	Pull down through 10K ohms (unused)
GPIO 8	I	Pull Up to 3.3VSBY through 4.7K ohms (SIO_PME)
GPIO 9	I	Not Implemented
GPIO 10	I	Not Implemented
GPIO 11	I	SMB_ALERT (multifunction pin)
GPIO 12	I	Pull down through 10K ohms (unused)
GPIO 13	I	Pull down through 10K ohms (unused)
GPIO 14~15	I	Not Implemented
GPIO 16	O	GNT#A (multifunction pin)
GPIO 17	O	PGNT#5 (multifunction pin)
GPIO 18*	O	No Connected
GPIO 19	O	No Connected
GPIO 20	O	Vcore for cpu voltage adjusting
GPIO 21	O	No Connected
GPIO 22	OD	No Connected
GPIO 23	O	Pull Up to 3.3V through 8.2K ohms (BIOS protect)
GPIO 24	I/O	No Connected
GPIO 25	I/O	No Connected
GPIO 26	I/O	Not Implemented
GPIO 27	I/O	No Connected
GPIO 28	I/O	LAN DISABLE
GPIO 29~31	O	Not Implemented
GPIO 32	I/O	No Connected
GPIO 33	I/O	No Connected
GPIO 34	I/O	BIOS1 FOR BIOS SETTING
GPIO 35	I/O	No Connected
GPIO 36	I/O	No Connected
GPIO 37	I/O	No Connected
GPIO 38	I/O	No Connected
GPIO 39	I/O	No Connected
GPIO 40	I/O	No Connected
GPIO 41	I/O	No Connected
GPIO 42	I/O	No Connected
GPIO 43	I/O	No Connected
GPIO 44~47	I/O	Not Implemented

\* GPIO18 will toggle at 1Hz frequency.

## FWH

GPIO Pin	Type	Function
GPI 0	I	ATA IDE1 DETECT
GPI 1	I	ATA IDE2 DETECT
GPI 2	I	P1 customer defined
GPI 3	I	P1 customer defined
GPI 4	I	Pull down through 8.2K ohms (unused)

## PCI Config.

DEVICE	ICH INT Pin	IDSEL	CLOCK	CLK GEN PIN OUT
PCI Slot 1	INTB# INTC# INTA#	AD17	PCICLK1 PREQ#1 PGNT#1	15 (PCI3)
PCI Slot 2	INTC# INTD# INTA# INTB#	AD18	PCICLK2 PREQ#2 PGNT#2	16 (PCI4)
PCI Slot 3	INTD# INTA# INTB# INTC#	AD19	PCICLK3 PREQ#3 PGNT#3	14 (PCI4)
PCI Slot 4	INTB# INTC# INTD# INTA#	AD21	PCICLK4 PREQ#4 PGNT#4	13 (PCI1)
PCI Slot 5	INTA# INTB# INTC# INTD#	AD20	PCICLK5 PREQ#5 PGNT#5	19 (PCI5)
		AD16	PREQ#1 PGNT#1	12 (PCI0)
LAN	INTE# INTF#	AD29	LANCLK PREQ#0 PGNT#0	20 (PCI6)

\* ICH4 reserved PCI address line AD22 for the PCI-to-ISA Bridge's IDSEL input.


Note 1: PCI Slot 1 and 6(2nd Device) are share with PREQ#1,PGNT#1.

## DLED-Super I/O

GPIO Pin	Type	Function
GPBX/GP13	I/OD	LED#4
GPAY/GP15	I/OD	LED#2
GPAS1/GP10	I/OD	LED1
GPAS2/GP17	I/OD	LED4
GPAX/GP12	I/OD	LED#3
GPBY/GP14	I/OD	LED#1
GPBS1/GP11	I/OD	LED2
GPBS2/GP16	I/OD	LED3

## DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	1010000B	DCLK0/DCLK0# DCLK1/DCLK1# DCLK2/DCLK2#
DIMM 2	1010001B	DCLK3/DCLK3# DCLK4/DCLK4# DCLK5/DCLK5#

 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title: General SPEC	
Size: Document Number	Rev: 0A
MS-7154	
Date: Tuesday, November 30, 2004	Sheet 29 of 31

2 P-22 TO REMOVE COM2  
**Revision Initial ver: 0A on 2/06/02**

1.2/22/02 PM CHANGE SPEC FOR LAN FROM REALTECH TO INTEL

**Revision Initial ver: 10 on 3/28/02**

1.CHANGE THE NB FOOTPRINT FROM 820 PIN TO 760 PIN  
2.TO MODIFY THE SCOURCE VOLTAGE OF VTT\_TERM FROM VCC3\_SB TO MEM\_STR  
3.CHANGE CODEC FROM ALC201 TO ALC202A

**Revision Initial ver: 10A on 4/03/02**

1.TO MODIFY THE DIMM2,3 CLOCK TOPOLOGY  
2.EMI ISSUE FOR LAN  
3.R395,R396 AT 0 OHM FOR LAN'S TX PAIR EMI ISSUE.  
4.C164 ADD 10p TO GND FOR AC\_BCLK'S EMI ISSUE  
5.C213,C214,C215 ADD 104p AT VGA PART FOR EMI ISSUE  
6.C219,C220 ADD 104p AT USB2 PART FOR EMI ISSUE  
7.CB176,CB256 ADD 104p AT I/O FOR EMI ISSUE.  
8.CN12,CN13 ADD 10p AT PCICLKS FOR EMI ISSUE  
9.R377-R388 ADD 0 OHM AT SOLDER SIDE FOR DIMM2,DIMM3 CLOCK  
10.C151,C152,C156,C163,MDM\_IN1,AUX\_IN1 REMOVED FOR COST-DOWN  
11.TO REMOVE FLASHROM HOLDER AND FLASHROM CHANGED 50 5010 LEVEL FOR COST-DOWN.  
12.JVCG1 CONNECTOR'S PARTNUMBER HAS ERROR AND CHANGED IT.  
13.R244 CHANGE FROM 15 OHMS TO 22.6 OHMS FOR USB VBIAS FROM INTEL RECOMMEND.

**Revision Initial ver: 20 on 5/23/02**

1.To change spec about dimm,3dimms changed to 2dimms  
2. Co-layout the VGA connector and com port because for next generation nb of intel(845PE without vga signals)  
3.To modify the dimension of PCB(30.5cmx20.5cm)  
4.The pcirst# of appslot chang from pcirst#2 to pcirst#(p-15)  
5.To remove isolation circuitry of smbus.  
6.To add a cap of 1000u/6.3V for VCC3 translate to VCC3\_SB(P-26)  
7.To add a circuitry for ramrst# when plug out the atx power that can quickly cut off the signal(P-26)  
8.To remove sktocc# from cpu to clock ren.(P-6)  
9.Rename JCASE1 -> JC11,IR1->JIR1,JAUDI01->JAUD1.

**Revision Initial ver: 20A on 7/1/02**

1.(P-13) To add "slp\_s4#" trace to MS-5 to fix the issue of vdim that can not be close at S4.  
2.(P-18,19) To add a damping resistoes at the IDSEL of PCIs .  
3.(P-22) To change audio from 2 channels to 6 channels and add a mic2 thrae to rear side for central output.  
4.(P-27) To support FMB2 spec and add a mosfet of low side for each phase.  
5.(P-29) To move the JBT1 connector from pci5 to jusb2 for signal qulity.  
6.(P-13) To modify the battry power of SI/O from BAT1 directly..

**Revision Initial ver: 300 on 6/02/03**

1 P-30 TO CHANGE LAN'S SPEC FROM INTEL PHY(82562ET) TO PCI LAN (RTL8101L).  
2 P-24 TO REMOVE COM2  
3 P-21 MODIFY I/O SHEILD LOCATION JUSB2 MOVE TO REARE SIDE AND REMOVE GAME PORT

**Revision Initial ver: 500 on 7/15/03**

1 P-30 TO CHANGE LAN'S SPEC FROM PCI LAN (RTL8101L) TO PCI LAN (RTL8100C).  
2 P-6 TO CHANGE Clock Gen. FROM ICS950335CF TO ICS952611AF.  
3 P-25 TO CHANGE CPU Power SPEC from VRM 9/0 to VRM 10/0.  
4 P-21 TO CHANGE AC97 CODEC from ALC650 to ALC655.  
5 P-24 TO CHANGE ACPI Controller from W83302D(MS6) to MS7.  
6 P-18 Removed PCI SLOT1.  
7 P-17 TO CHANGE SIO from W83627HF-AW to W83627THF.  
8 P-23 CPU FAN Support SMART FAN Function.  
9 P-20 MODIFY I/O SHEILD LOCATION USB1 to RCA\_USB(with SPDIF Output) near LAN\_USB.

**Revision Initial ver: 50A on 9/22/03**

1 P-21 Add FR\_MIC Ref\_voltage to +5VR.  
2 P-6 FS-0 Strping to "0".  
3 P-21 Add 1uF Cap(C11). to Vef of AC97 CODEC.  
4 P-11 TO CHANGE 0.1uF to 1uF of VTT\_DDR Power.

**Revision Initial ver: 50B on 10/28/03**

1 P-18 Changed PCIS SPEC  
Add 2 PCI MASTER  
Add Audio Signal  
Add USB VCC  
Add Smbus Signal

<b>MICRO-STAR</b>			
Title Revision History			
Size	Document Number	Rev	
Customer	<b>MS-7154</b>	0A	
Date:	Tuesday, November 30, 2004	Sheet	30 of 31
		1	